Abstract-In cost-sensitive off-line applications, compliance with the existing line-current harmonic standards can be achieved by employing clamped-current-boost (CCB) inputcurrent shapers (ICS's). In this paper, a thorough analysis of the CCB ICS is presented, and a complete design-oriented mathematical model is derived. The design equations are given in closed forms so that they can be easily computed by any standard mathematical software. The model is verified experimentally on a 100-W universal-input-voltage-range ICS.
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I. INTRODUCTION
A S IT HAS BEEN demonstrated in [1] - [4] , various powerquality standards, such as IEC 1000-3-2 [5] , can be met by line-current shapers that are substantially different from sinusoidal ones. A trapezoidal waveshaper is particularly attractive due to its potential to achieve high power factor (PF) with low peak-to-rms ratio (crest factor) and relatively low total harmonic distortion (THD) [1] . In [1] - [4] , trapezoidal-waveshape approaches are exploited in implementing various simple lowcost boost input-current shapers (ICS's). These ICS's, also known as clamped-current-boost (CCB) ICS's [2] - [4] , do not require dedicated ICS controllers. Instead, any conventional current-mode pulse-width-modulation (PWM) controller chip can be used to control the CCB ICS's.
The conceptual circuit diagram of the CCB ICS is shown in Fig. 1 . In this circuit, the PWM modulator compares the difference between reference voltage and slope-compensation ramp (used to stabilize the current loop for duty cycles 50%) with the voltage on sensing resistor , which is proportional to inductor current It should be noted that in the CCB ICS, reference voltage is not derived from the rectified line voltage, but it is equal to the output voltage of the error amplifier Since for ICS's the crossover frequency of the voltage-regulation loop is much lower than twice the line frequency (typically, four-eight times) [6] , the output voltage of the error amplifier is practically constant during a half-line cycle. As a result, the peak inductor current is limited (clamped) by the constant reference , which makes the input current roughly trapezoidal. Note that in practical circuits, sensing of inductor current is implemented by sensing the switch current since during on-time So far, a number of papers have been published dealing with the analysis and design of the CCB ICS's. In [2] , detailed analysis of the CCB ICS is performed for the circuit operating with maximum duty cycle and without external ramp. A simplified analysis of and design guidelines for the CCB ICS operating with maximum duty cycle close to 100% and external ramp are presented in [3] . Finally, in [4] , the averagecurrent control scheme for the CCB ICS's is proposed.
The objective of this paper is to present a complete designoriented analysis of the clamped-current control for CCB ICS's by extending the analysis given in [3] to include the effects of the boost inductance, switching frequency, and maximum duty cycle of the controller. The design equations that include all these effects are derived in closed forms so that they can easily be computed by any standard mathematical software, thus making it possible for design engineers to apply the given design equations to their own sets of design specifications. The presented mathematical model of and design procedure for the CCB ICS are experimentally verified on a universal input-voltage-range 100-W prototype converter.
II. ANALYSIS
In this section, the analysis of the CCB ICS shown in Fig. 1 is performed assuming the following. 1) Input voltage is a full-wave-rectified sine wave, i.e., , where is the amplitude and is the angular frequency.
2) The dc-output-voltage has a negligible ac ripple. 3) Switching frequency is constant and much larger than line frequency , so that the input voltage can be considered constant during a switching cycle (quasistatic approach).
4) Reference voltage
to the PWM modulator is constant during each half of a line cycle because the bandwidth of the output-voltage loop is much smaller than the rectified line frequency . 5) Phase shift of the line current caused by the input filter can be neglected.
In the CCB ICS in Fig. 1 , the conduction of switch is initiated by the internal oscillator of the controller (not shown in Fig. 1 ). The switch is turned off either when sensed voltage reaches the difference between reference voltage and slope-compensation-ramp voltage , i.e., (1) as shown in Fig. 2(a) or when the duty cycle of the switch reaches its preset maximum , as illustrated in Fig. 2 
(b).
Within a half-line cycle, the boost inductor can operate in both the discontinuous-conduction mode (DCM) and continuous-conduction mode (CCM). At lower instantaneous line voltages, the boost-inductor current is discontinuous, while at higher line voltages is continuous. Depending on which event terminates the conduction of in a switching cycle, two discontinuous and two continuous conduction modes of operation are possible. In this paper, the DCM and CCM, where turns off when the switch duty ratio reaches passes only a few switching cycles with fast rising or falling edges of the inductor current, which can be approximated with vertical segments, as illustrated in Fig. 6 (a). The three operation modes within a half of a line cycle are shown in Fig. 3 . Depending on the line and load conditions, three mode sequences (MS's) can be distinguished, as summarized in Table I .
In MS1, there is a direct transition from DCM1 to CCM2. In DCM1
, the peak-sensed voltage is always smaller than the difference of reference voltage and peak slope-compensation-ramp voltage [see Fig. 2(b) ]. MS3 is without DCM1, i.e., the peak-sensed voltage always reaches the difference of the reference voltage and the slope-compensation-ramp voltage By inspection of Fig. 2(b) , it can be easily found that the condition for MS3 is Finally, MS2 is the MS between MS1 and MS3.
Expressions of the inductor current waveforms in the three operation modes as well as expressions for the boundary angles between the operation modes are derived next. Since it is more convenient to perform these derivations by using current signals instead of voltage signals, reference current and (1) as (2) To obtain the expressions for inductor current waveforms and boundary angles, the slope of the compensation ramp must be determined first.
A. Slope-Compensation Ramp
To ensure the stability of the current loop, the slope of the compensation (external) ramp should be at least 50% of the maximum down slope of the inductor current in CCM2 , i.e.,
From Fig. 2(a) and (2), the slope of the compensation ramp is
The inductor current in CCM2 has a maximum down slope at the DCM1-CCM2 boundary (5) where the input voltage at the DCM1-CCM2 boundary is (6) Substituting (6) into (5) and using (3), the slope of the compensation ramp is determined as (7) Finally, from (4) and (7), the amplitude of the compensation ramp is obtained as (8) where
B. Discontinuous Conduction Mode
In DCM, the average inductor current, which is also the line current, is defined as (9) where is the time which it takes for the inductor current to decrease from to zero and is the peak inductor current (10) where . is determined from the inductor flux balance as (11) Substituting (10) and (11) into (9), the average inductor current in DCM is obtained as (12) In DCM1, and (12) becomes
It should be noted that at low line voltages , the average inductor current in DCM1 is proportional to the line voltage.
The maximum value of the peak inductor current in DCM1, which determines the condition for MS1, is obtained by setting and by substituting (6) for the instantaneous rectified line voltage in (10)
In DCM2, the inductor current reaches the difference of the reference current and ramp current, i.e., Again, at low line voltages, and [according to (8) ], and the average inductor current in DCM2 is proportional to the line voltage.
C. Continuous Conduction Mode
In CCM2, the average inductor current is defined as is the peak inductor current and is the peak-to-peak inductor-current ripple (20)
From the inductor flux balance, the switch duty ratio is determined as From (24), it can be seen that a larger external ramp increases the amplitude of the desired component. Also, according to (24), with increasing , the contribution of the component proportional to the square of the line voltage to the total average inductor current increases. It should be noted that the sign of the constant-current component can be positive or negative depending on the input voltage and output power.
D. Boundary Angle Between Operation Modes
The DCM1-DCM2 boundary angle is obtained from (10) and (15) at (25) while the DCM1-CCM2 boundary angle is directly determined from (6) (26) Finally, the DCM2-CCM2 boundary angle is obtained by equating the peak inductor current from (19) with the peak-to-peak inductor-current ripple from (20), and using (21) (27)
E. Reference Current
The reference current in (17), (22), (25), and (27) can be determined from the input-output power balance (28) where and is the efficiency of the ICS power stage. Equation (28) encompasses all three MS's from Table I . The definition of boundary angles and is given in Table I . The input power during CCM2 can be expressed in a closed form. By substituting (22) into (28), after integration it follows:
The input power during DCM1 and DCM2 can be obtained by numerical integration of the following: (30) and (31) In MS1, the boundary angles are equal, , and, as can be seen from (26), independent of the reference current. Hence, by substituting from (26) into (29) and (30), can be directly determined from the power balance (28).
In MS3, the boundary angles are and , defined by (27). After substituting from (27) into (29) and (31), from the power balance (28) the boundary angle can be found first. Then, can be calculated from (27).
Finally, in MS2, the boundary angles are (25) and (27). Again, after replacing from (27) into (25) and (29)- (31), from the power balance (28) the can be found first, and then can be calculated from (27).
The whole procedure described above can be easily implemented by using any standard mathematical software (e.g., Mathcad). In a particular design, is calculated for all three MS's. The actual value of , i.e., the actual MS, is the one which satisfies one MS condition from Table I .
F. Input-Current Harmonics
The input current contains only odd harmonics whose rms value can be determined by using Fourier analysis 
III. DESIGN
In this section, the derived mathematical model is used in the design of an experimental 100-W/385-Vdc CCB ICS for the universal input-voltage range -V). According to the line-current components, determined by (13), (17), and (22), the design variables are the product of boost inductance and switching frequency , maximum duty cycle , and the height of the ramp current, The design of and is determined by the specifications of the power stage and performed as for a conventional boost ICS circuit [6] . Therefore, the design of the CCB ICS in this paper is focused on the control circuit, particularly on the ramp current height determined by (8) . The key design parameter is the normalized slope of the ramp current For higher line voltages, i.e., 180 V, the operation corresponds to MS3. In MS3, the quality of the line current is inversely proportional to , i.e., with increasing , PF decreases and THD increases. As an example, line-current waveforms obtained in Mathcad for three different values of at V mH, 19 odd harmonics) are given in Table II. At lower line voltages, all three MS's are possible. For example, at minimum line voltage V, with increasing the operation changes from MS1 MS2 MS3, as presented in Table III and Fig. 6 . In MS2, similarly as in MS3, the quality of the line current is inversely proportional to , i.e., with increasing , PF decreases and THD increases. However, in MS1, the quality of the line current varies proportionally to , i.e., with increasing , PF increases and THD decreases. It was found to be a good design compromise to select so that at minimum line voltage, operation in MS1 close to the boundary with MS2 is achieved. It follows from Table III that  Line-current waveforms obtained in Mathcad with  mH,  kHz,  ,  ,  and for five rms line voltages are shown in Fig. 7 . The circuit operates in MS1 at V, in MS2 at V and V, and in MS3 at V and V. Corresponding values of PF and THD are given in Table IV . The values of and boundary angles and are also included in Table  IV . In Figs. 5-7, ideal sinusoidal line-current waveforms are also shown.
It should be noted that the line-current waveform and PF at higher line voltages can be improved by employing nonlinear feedforward control [3] . The experimental circuit diagram is shown in Fig. 8 . The control circuit is based on the conventional current-mode PWM controller 3842 [7] . Design of resistors and which are related to the external ramp is given in [8] .
IV. EXPERIMENTAL RESULTS
Experimental line-current waveforms at full resistive load A) for four rms line voltages are presented in Fig. 9(a)-(c) and (e). The experimental waveforms are in good agreement with the theoretical waveforms, except for the additional phase shift in the experimental line-current waveforms, which is due to the effect of the input filter. In order to improve the quality of the line-current waveform at higher rms line voltages, i.e., to increase PF and decrease THD, feedforward control [3] is employed at V. The nonlinear feedforward control is implemented with three 75-V Zener diodes in series, as shown in Fig. 8 . Instead of high-voltage Zener diodes, low-voltage Zener diodes can be used with an additional resistive voltage divider. Notice that at lower rms line voltages V and V), the feedforward control has no effect, i.e., the Zener diode in Fig. 8 is never conducting. As can be seen from Fig. 9(d) and (f), the feedforward limits the peak current and makes the current waveform wider, resulting in higher PF and lower THD. The measured PF and THD for five rms line voltages are presented in Table V . The measured line-current harmonics at V and V are shown in Fig. 10 . The harmonic limits for Class D from the IEC 1000-3-2 standard [5] are also given in Fig. 10 . The limits for V are obtained by multiplying the V limits with As can be seen from Fig. 10 , the measured harmonics are well below the limits. It should be noted that the IEC 1000-3-2 specifications are satisfied even without the implementation of the feedforward control.
At higher rms line voltages, the line current contains some irregularities which can be explained with the circuit behavior in DCM. Namely, after the boost diode turns off, the MOSFET drain-source capacitance and the boost diode capacitance oscillate with the boost inductance, as shown in the inductor-current waveforms in Fig. 11 . The amount of charge transferred back into the filter capacitance varies depending on the duration of DCM. For example, in Fig. 11(c) , the DCM oscillation consists of three half sinusoids, which means that more charge is transferred into than out of , i.e., extra charge is available from to supply the load and less charge has to be drawn from the line. Hence, the line current slightly decreases around interval In DCM around interval , there are two full-sinusoidal oscillations, and no extra charge is accumulated in , resulting in no distortion of the line current. Around interval , the circuit operates in CCM. The irregularities in the line-current waveform at higher line voltages can be made smaller by increasing the filter capacitance 
V. SUMMARY
A design-oriented analysis of the CCB ICS that includes the effects of the boost inductance, switching frequency, and maximum duty cycle of the controller is presented. The derived design equations are given in closed forms so that they can easily be computed by any standard mathematical software. The presented mathematical model of and proposed design procedure for the CCB ICS are experimentally verified on a universal-input-voltage-range 100-W converter. It is demonstrated that the CCB ICS meets the IEC 1000-3-2 standards.
